RoHS Recast Compliant

Industrial Secure Digital Card

R1 Product Specifications

April 11, 2017

Version 1.5



Apacer Technology Inc.

1F, No.32, Zhongcheng Rd., Tucheng Dist., New Taipei City, Taiwan, R.O.C Tel: +886-2-2267-8000 Fax: +886-2-2267-2261 www.apacer.com



FEATURES:

- Fully Compatible with SD Card Specifications 3.0, 2.0 and 1.1
 - SD Memory Card Specifications, Part 1, Physical Layer Specification, Version 3.00
 - SD Memory Card Specifications, Part 2, File System Specification, Version 3.00
 - SD Memory Card Specifications, Part 3, Security Specification, Version 3.00
- Capacity
 - 512 MB
 - **-** 1, 2, 4, 8, 16 GB
- Performance*
 - Sustained Read: Up to 43 MB/sec
 - Sustained Write: Up to 41 MB/sec
- SD-Protocol Compatible
- Supports SD SPI Mode
- NAND Flash Type: SLC
- **Dimensions:** 32mm(L) x 24mm(W) x 2.1mm(H)

- Flash Management
 - Flash bad-block management
 - Built-in advanced ECC algorithms
 - S.M.A.R.T.
 - Power management
 - Wear-leveling algorithms
 - Page mapping
 - Power failure management
- Temperature Range
 - Operating: -40°C to 85°C
 - Storage: -40°C to 85°C
- Operating Voltage: 2.7V ~ 3.6V
- Power Consumption*
 - Operating: 120 mA
 - Standby: 260 μA
- RoHS Recast Compliant (2011/65/EU)

^{*}Varies from capacities. Performance values presented here are typical and may vary depending on settings and platforms.



TABLE OF CONTENTS

1. General Description	3
1.1 Product Function Block	3
1.2 Flash Management	
1.2.1 Bad Block Management	4
1.2.2 ECC Algorithms	
1.2.3 S.M.A.R.T	
1.2.4 Power Management	5
1.2.5 Wear Leveling	5
1.2.6 Page Mapping	
1.2.7 Power Failure Management	6
2. Electrical Characteristics	7
2.1 Card Architecture	7
2.2 Pin Assignment	
2.3 Capacity Specifications	
2.4 Performance Specifications	
2.5 DC Power Supply	
2.6 Power Consumption	8
3. Physical Characteristics	9
3.1 Physical Dimensions	9
3.2 Durability Specifications	10
4. AC Characteristics	11
4.1 SD Interface Timing (Default)	11
4.2 SD Interface Timing (High Speed Mode)	
4.3 SD Interface Timing (SDR12, SDR25, SDR50 and SDR104 Modes) Input	14
4.3.1 Clock Timing	
4.3.2 Card Input Timing	
4.3.3 Card Output Timing of Fixed Data Window (SDR12, SDR25 and SDR50)	
4.3.4 Output Timing of Variable Window (SDR104)	
4.3.5 SD Interface Timing (DDR50 Mode)	
4.3.6 Bus Timings – Parameters Values (DDR50 Mode)	17
5. Product Ordering Information	18
5.1 Product Code Designations	
5.2 Valid Combinations	19




1. General Description

As the demand of reliable and high-performance data storage in a small form factor increases, Apacer's SD card is designed specifically for rigorous applications by offering maximum endurance, reliability, and agility, where extreme traceability, enhanced data integrity, and exceptionally velocity are required.

Regarding compatibility, this industrial SD card is compatible with SD Memory Card Specifications, Physical Layer specification, File System Specification and Part 3 Security Specification. Furthermore, the SD card is compatible with SD protocol. With built in ECC, wear-leveling and bad block management, this industrial SD card serves as an ideal portable storage solution.

1.1 Product Function Block

The SD contains a flash controller and flash media with SD standard interface.





1.2 Flash Management

The embedded SD device contains a high level, intelligent subsystem that provides many capabilities including:

- Bad block management
- ECC algorithms
- S.M.A.R.T
- Power Management
- Global Wear-Leveling algorithms
- Page Mapping
- Power Failure Management

1.2.1 Bad Block Management

The SD controller contains logic/physical flash block mapping and bad block management system. It will manage all flash block include user data space and spare block.

The SD also contains a sophisticated defect and error management system. It does a read after write under margin conditions to verify that the data is written correctly (except in the case of write pre-erased sectors). In case that a bit is found to be defective, the SD replaces this bad bit with a spare bit within the sector header. If necessary, the SD will even replace the entire sector with a spare sector. This is completely transparent to the master (host device) and does not consume any user data space.

1.2.2 ECC Algorithms

Flash memory cells will deteriorate with use, which might generate random bit errors in the stored data. Thus, this SD card applies the BCH ECC Algorithm, which can detect and correct errors occur during read process, ensure data been read correctly, as well as protect data from corruption.

1.2.3 S.M.A.R.T

S.M.A.R.T. (SMART), an acronym stands for Self-Monitoring, Analysis and Reporting Technology, is an open standard allowing an individual disk drive in the ATA/IDE or SCSI interface to automatically monitor its own health and report potential problems in order to prevent data loss. This failure warning technology provides predictions from unscheduled downtime by observing and storing critical drive performance and calibration parameters. Ideally, this should allow taking hands-on actions to keep from impending drive failure.

Failures are divided into two categories: those that can be predicted and those that cannot. Predictable failures occur gradually over time, and the decline in performance can be detected; on the other hand, unpredictable failures happen very sudden without any warning. These failures may be caused by power surges or related to electronic components. The purpose of the SMART implementation is to predict near-term failures of each individual disk drive and generate a warning to prevent unfortunate loss.



1.2.4 Power Management

A power saving feature of the SD is automatic entrance and exit from sleep mode. Upon completion of an operation, the SD will enter the sleep mode to conserve power if no further commands are received within X seconds, where X is programmable by software. The master does not have to take any action for this to occur. The SD is in sleep mode except when the host is accessing it, thus conserving power.

Any command issued by the master to the SD will cause it to exit sleep mode and response to the master.

1.2.5 Wear Leveling


NAND Flash devices can only undergo a limited number of program/erase cycles, and in most cases, the flash media are not used evenly. If some area get updated more frequently than others, the lifetime of the device would be reduced significantly. Thus, Wear Leveling technique is applied to extend the lifespan of NAND Flash by evenly distributing write and erase cycles across the media.

Apacer provides wear leveling algorithm, which can efficiently spread out the flash usage through the whole flash media area. Moreover, by implementing both dynamic and static Wear Leveling algorithms, the life expectancy of the NAND Flash is greatly improved.


1.2.6 Page Mapping

Page-level mapping uses one page as the unit of mapping. The most important characteristic of page-level mapping is that each logical page can be mapped to any physical page on the flash memory device. This mapping algorithm allows different size of data to be written to a block as if the data is written to a data pool and it does not need to take extra operations to process a write command. The below example shows how page-level mapping performs a write command:

Host instructs three write commands: page 3, 2, and 123. The three pages are written into block X in sequence of command queue. Once all write commands are completed, the mapping table updates itself automatically.



1 logical block size = 1 physical page size 1 physical block contains 4 pages



Mapping table



Note: The example only shows the concept of how page-level mapping work and do not necessary happen in an actual case

This fine-grained page-level mapping scheme makes better capability for handling random data, and increases overall performance and endurance significantly. However, page-level mapping requires SSDs to incorporate a larger RAM in order to maintain its mapping table.

1.2.7 Power Failure Management


Apacer industrial SD and MicroSD cards provide complete data protection mechanism during every abnormal power shutdown situation, such as power failure at programming data, updating system tables, erasing blocks, etc. Apacer Power-Loss Protection mechanism includes:


- Maintaining data correctness and increasing the reliability of the data stored in the NAND Flash memory.
- Protecting F/W table and the data written to flash from data loss in the event of power off.




2. Electrical Characteristics

2.1 Card Architecture







2.2 Pin Assignment

		SD Mode	SPI Mode			
Pin	Name	Description	Name	Description		
1	CD/DAT3	Card detect/Data line[Bit 3]	cs	Chip select		
2	CMD	Command/Response	DI	Data in		
3	VSS1	Supply voltage ground	VSS	Supply voltage ground		
4	VDD	Supply voltage	VDD	Supply voltage		
5	CLK	Clock	SCLK	Clock		
6	VSS2	Supply voltage ground	VSS2	Supply voltage ground		
7	DAT0	Data line[Bit 0]	DO	Data out		
8	DAT1	Data line[Bit 1]	Reserved			
9	DAT2	Data line[Bit 2]	Reserved			



2.3 Capacity Specifications

The following table shows the specific capacity for the SD card.

Capacity	Total Bytes
512 MB	495,190,016
1 GB	969,605,120
2 GB	1,938,489,344
4 GB	3,875,504,128
8 GB	7,751,073,792
16 GB	15,510,503,424

Note: The statistics may vary depending on file systems of various OS. User data bytes do not indicate total useable bytes. LBA count addressed in the table above indicates total user storage capacity and will remain the same throughout the lifespan of the device. However, the total usable capacity of the SD is most likely to be less than the total physical capacity because a small portion of the capacity is reserved for device maintenance usages.

2.4 Performance Specifications

Performances of the SD card are shown in the table below.

Modes Capacity	512 MB	1 GB	2 GB	4 GB	8 GB	16 GB
Read (MB/s)	23	23	23	43	43	43
Write (MB/s)	15	15	18	35	39	41

Note: Results may vary depending on settings and platforms.

2.5 DC Power Supply

Symbol	Parameter	Min.	Тур.	Max.	Unit
V_{DD}	Power Supply Voltage	2.7	3.3	3.6	V

2.6 Power Consumption

Modes Capacity	512 MB	1 GB	2 GB	4 GB	8 GB	16 GB
Operating (mA)	80	75	80	120	115	120
Standby (µA)	145	150	160	240	245	260


Note: Results may vary depending on settings and platforms.



3. Physical Characteristics

3.1 Physical Dimensions

Dimensions: 32 mm (L) x 24 mm (W) x 2.1 mm (H)






3.2 Durability Specifications

Item	Specifications			
	-40°C to 85°C (Operating)			
Temperature	-40°C to 85°C (Storage)			
Shock	1,500G, 0.5ms			
Vibration	20Hz~80Hz/1.52mm (frequency/displacement) 80Hz~2000Hz/20G (frequency/displacement) X, Y, Z axis/60mins each			
Drop	1.5m free fall, 6 surfaces of each			
Bending	≥10N, hold 1min/5times			
Torque	0.15N-m or 2.5deg, hold 30 seconds/ 5 times			
Salt spray	Concentration: 3% NaCl at 35°C (storage for 24 hours)			
Waterproof	JIS IPX7 compliance, Water temperature 25°C Water depth: the lowest point of unit is locating 1000mm below surface (storage for 30 mins)			
X-Ray Exposure	0.1 Gy of medium-energy radiation (70 KeV to 140 KeV, cumulative dose per year) to both sides of the card ;storage for 30 mins)			
Switch cycle	0.4~0.5N, 1000 times			
Durability	10,000 times mating cycle			
ESD	Contact: +/-4KV each item 25 times Air: +/-8KV 10 times			




4. AC Characteristics

4.1 SD Interface Timing (Default)



Card input Timing (Default Speed Card)-




Card Output Timing (Default Speed Mode)



SYMBOL	PARAMETER	MIN	MAX	UNIT	REMARK		
	Clock CLK (All values are refe	erred to mir	n(V _{IH}) and r	nax(V _{IL}))			
f _{PP}	Clock frequency data transfer	0	25	MHz	C _{card} ≤ 10 pF (1 card)		
f _{OD}	Clock frequency identification	0 ⁽¹⁾ /100	400	KHz	C _{card} ≤ 10 pF		
t _{WL}	Clock low time	10	-	ns	(1 card) C _{card} ≤ 10 pF (1 card)		
t _{WH}	Clock high time	10	-	ns	C _{card} ≤ 10 pF (1 card)		
t _{TLH}	Clock rise time	-	10	ns	C _{card} ≤ 10 pF (1 card)		
t _{THL}	Clock fall time	-	10	ns	C _{card} ≤ 10 pF (1 card)		
	Inputs CMD, DAT (I	Referenced	to CLK)		(1.00.0)		
t _{ISU}	Input setup time	5	-	ns	C _{card} ≤ 10 pF (1 card)		
t _{TH}	Input hold time	5	-	ns	C _{card} ≤ 10 pF (1 card)		
Outputs CMD, DAT (Referenced to CLK)							
t _{ODLY}	Output delay time during data transfer mode	0	14	ns	C _L ≤ 40 pF (1 card)		
t _{он}	Output hold time	0	50	ns	C _L ≤ 40 pF (1 card)		


⁽¹⁾⁰Hz means to stop the clock. The given minimum frequency range is for cases that require the clock to be continued.

4.2 SD Interface Timing (High Speed Mode)



Card Input Timing (High Speed Card)-





Card Output Timing (High Speed Mode)


SYMBOL	PARAMETER	MIN	MAX	UNIT	REMARK		
	Clock CLK (All values are refe	erred to mir	n(V _{IH}) and m	nax(V _{IL}))			
f _{PP}	Clock frequency data transfer	0	50	MHz	Ccard ≤ 10 pF (1 card)		
t _{WL}	Clock low time	7	-	ns	Ccard ≤ 10 pF (1 card)		
t _{WH}	Clock high time	7	-	ns	Ccard ≤ 10 pF (1 card)		
t _{TLH}	Clock rise time	-	3	ns	Ccard ≤ 10 pF (1 card)		
t _{THL}	Clock fall time	-	3	ns	Ccard ≤ 10 pF (1 card)		
	Inputs CMD, DAT (F	Referenced	to CLK)				
t _{ISU}	Input setup time	6	-	ns	Ccard ≤ 10 pF (1 card)		
t _{TH}	Input hold time	2	-	ns	Ccard ≤ 10 pF (1 card)		
Outputs CMD, DAT (Referenced to CLK)							
t _{ODLY}	Output delay time during data transfer made	-	14	ns	CL ≤ 40 pF (1 card)		
t _{OH}	Output hold time	2.5	-	ns	CL ≥ 15 pF (1 card)		
C _L	Total system capacitance for each line*	-	40	pF	1 card		

^{*}In order to satisfy severe timing, host shall run on only one card



4.3 SD Interface Timing (SDR12, SDR25, SDR50 and SDR104 Modes) Input


4.3.1 Clock Timing



Clock Signal Timing

SYMBOL	MIN	MAX	UNIT	REMARK	
t _{CLK}	4.8	-	ns	208MHz (Max.), Between rising edge, V _{CT} = 0.975V	
				tcr, tcr < 2.00ns (max.) at 208MHz, C _{CARD} =10pF	
		0.0*+	20	tcr, tcr < 2.00ns (max.) at 100MHz, C _{CARD} =10pF	
t _{CR} , t _{CF}	-	0.2* t _{CLK}	ns	113	The absolute maximum value of t _{CR} , t _{CF} is 10ns
				regardless of clock frequency.	
Clock Duty	30	70	%		

4.3.2 Card Input Timing




Card Input Timing

SYMBOL	MIN	MAX	UNIT	SDR104 MODE
t _{IS}	1.40	-	ns	$C_{CARD} = 10pF, V_{CT} = 0.975V$
t _{IH}	0.80	-	ns	$C_{CARD} = 5pF, V_{CT} = 0.975V$
SYMBOL	MIN	MAX	UNIT	SDR12, SDR25 and SDR50 MODES
t _{IS}	3.00	-	ns	$C_{CARD} = 10pF, V_{CT} = 0.975V$
t _{IH}	0.80	-	ns	$C_{CARD} = 5pF, V_{CT} = 0.975V$




4.3.3 Card Output Timing of Fixed Data Window (SDR12, SDR25 and SDR50)



Output Timing of Fixed Date Window-

SYMBOL	MIN	MAX	UNIT	REMARK
t _{ODLY}	-	7.5	ns	$t_{CLK} \ge 10.0$ ns, CL=30pF, using driver Type B, for SDR50.
t _{ODLY}		14	ns	t _{CLK} ≥20.0ns, CL=40pF, using driver Type B, for SDR25 and SDR12.
t _{OH}	1.5	-	ns	Hold time at the t _{ODLY} (min.). CL=15pF

4.3.4 Output Timing of Variable Window (SDR104)




Output Timing of Variable Data Window-

SYMBOL	MIN	MAX	UNIT	REMARK
t _{OP}	-	2	UI	Card Output Phase
Δt _{OP}	-350	+1550	ps	Delay variation due to temperature change after tuning
t _{ODW}	0.60	-	UI	t _{ODW} = 2.88ns at 208MHz




4.3.5 SD Interface Timing (DDR50 Mode)



Clock Signal Timing

SYMBOL	MIN	MAX	UNIT	REMARK
t _{CLK}	20	-	ns	50MHz (Max.), Between rising edge
t _{CR} , t _{CF}	-	0.2* t _{CLK}	ns	t_{CR} , t_{CF} < 4.00ns (max.) at 50MHz, CCARD=10pF
Clock Duty	45	55	%	



Timing Diagram DAT Inputs/Outputs Referenced to CLK in DDR50 Mode




4.3.6 Bus Timings – Parameters Values (DDR50 Mode)

Symbol	Parameters	Min	Max	Unit	Remark			
Input CMD (referenced to CLK rising edge)								
t _{ISU}	Input set-up time	6	-	ns	C _{card} ≤ 10 pF (1 card)			
t _{IH}	Input hold time	0.8	-	ns	C _{card} ≤ 10 pF (1 card)			
	Output CMD (referenced to CLK rising edge)							
todly	Output Delay time during Data Transfer Mode	-	13.7	ns	C _L ≤30 pF (1 card)			
T _{OH}	Output Hold time	1.5	-	ns	C∟≥15 pF (1 card)			
	Inputs DAT (referenced to CLK rising and falling edges)							
t _{ISU2x}	Input set-up time	3	-	ns	C _{card} ≤ 10 pF (1 card)			
t _{IH2x}	Input hold time	0.8	-	ns	C _{card} ≤ 10 pF (1 card)			
	Outputs DAT (referenced to CLK rising and falling edges)							
t _{ODLY2x}	Output Delay time during Data Transfer Mode	-	7.0	ns	C _L ≤25 pF (1 card)			
T _{OH2x}	Output Hold time	1.5	-	ns	C _L ≥15 pF (1 card)			



5. Product Ordering Information

5.1 Product Code Designations





5.2 Valid Combinations

Capacity	AP/N
512MB	AP-ISD512MIE-AAT
1GB	AP-ISD001GIE-AAT
2GB	AP-ISD002GIE-AAT
4GB	AP-ISD004GIE-AAT
8GB	AP-ISD008GIE-AAT
16GB	AP-ISD016GIE-AAT

Note: Valid combinations are those products in mass production or will be in mass production. Consult your Apacer sales representative to confirm availability of valid combinations and to determine availability of new combinations.



Revision History

Revision	Description	Date
1.0	Official release	12/22/2015
1.1	- Added S.M.A.R.T. chapter - Revised product ordering information	1/19/2016
1.2	- Removed S.M.A.R.T. chapter - Revised SD card related specs to version 3.0	2/1/2016
1.3	Added support for page mapping	6/7/2016
1.4	Added Power Failure Management to Features and General Description	10/3/2016
1.5	Added 512MB support	4/11/2017



Global Presence

Apacer Technology Inc. Taiwan (Headquarters)

1F., No.32, Zhongcheng Rd., Tucheng Dist.,

New Taipei City 236, Taiwan R.O.C.

Tel: 886-2-2267-8000 Fax: 886-2-2267-2261 amtsales@apacer.com

Apacer Memory America, Inc. U.S.A.

46732 Lakeview Blvd., Fremont, CA 94538

Tel: 1-408-518-8699 Fax: 1-510-249-9551 sa@apacerus.com

Apacer Technology Corp. Japan

5F, Matsura Bldg., Shiba, Minato-Ku

Tokyo, 105-0014, Japan Tel: 81-3-5419-2668 Fax: 81-3-5419-0018 jpservices@apacer.com

Apacer Technology B.V.

Europe Science Park Eindhoven 5051 5692 EB Son,

The Netherlands Tel: 31-40-267-0000 Fax: 31-40-290-0686 sales@apacer.nl

Apacer Electronic (Shanghai) Co., Ltd China

Room D, 22/FL, No.2, Lane 600, JieyunPlaza, Tianshan RD, Shanghai, 200051, China

Tel: 86-21-6228-9939 Fax: 86-21-6228-9936 sales@apacer.com.cn

Apacer Technologies Pvt Ltd, Unit No.201, "Brigade Corner", 7th Block Jayanagar, India

Yediyur Circle, Bangalore - 560082, India

Tel: 91-80-4152-9061 Fax: 91-80-4170-0215 sales india@apacer.com